# Table of Contents

## Invited Talks

Esterel and Jazz : Two Synchronous Languages for Circuit Design  
*Gérard Berry*  

Design Process of Embedded Automotive Systems - Using Model Checking  
for Correct Specifications  
*Peter Jansen*

## Proof of Microprocessors

A Proof of Correctness of a Processor Implementing Tomasulo’s Algorithm  
without a Reorder Buffer  
*Ravi Hosabettu, Ganesh Gopalakrishnan, Mandayam Srinivas*  

Formal Verification of Explicitly Parallel Microprocessors  
*Byron Cook, John Launchbury, John Matthews, Dick Kieburtz*

Superscalar Processor Verification Using Efficient Reductions of the Logic  
of Equality with Uninterpreted Functions to Propositional Logic  
*Miroslav Velev, Randal Bryant*

## Model Checking

Model Checking TLA+ Specifications  
*Yuan Yu, Panagiotis Manolios, Leslie Lamport*

Efficient Decompositional Model-Checking for Regular Timing Diagrams  
*Nina Amla, E. Allen Emerson, Kedar S. Namjoshi*

Vacuity Detection in Temporal Model Checking  
*Orna Kupferman, Moshe Vardi*

## Formal Methods and Industrial Applications

Using Symbolic Model Checking to Verify the Railway Stations of  
Hoorn-Kersenboogerd and Heerhugowaard  
*Cindy Eisner*

Practical Application of Formal Verification Techniques on a  
Frame Mux/Demux Chip from Nortel Semiconductors  
*Y.Xu, E.Cerny, A.Silburt, A.Coady, Y.Liu, P.Powell*
Efficient Verification of Timed Automata Using Dense and Discrete Time Semantics ........................................ 125
  Marius Bozga, Oded Maler, Stavros Tripakis

Abstraction and Compositional Techniques

From Asymmetry to Full Symmetry: New Techniques for Symmetry Reduction in Model Checking ..................... 142
  E.Allen Emerson, Richard J. Trefler

Automatic Error Correction of Large Circuits Using Boolean Decomposition and Abstraction .......................... 157
  Dirk W. Hoffmann, Thomas Kropf

Abstract BDDs: A Technique for Using Abstraction in Model Checking ..................................................... 172
  Edmund Clarke, Somesh Jha, Yuan Lu, Dong Wang

Theorem Proving Related Approaches

Formal Synthesis at the Algorithmic Level ................................. 187
  Christian Blumenröhr, Viktor Subelfeld

Xs Are for Trajectory Evaluation, Booleans Are for Theorem Proving ....... 202
  Mark Aagaard, Thomas Melham, John O’Leary

Verification of Infinite State Systems by Compositional Model Checking . . 219
  K.L.McMillan

Symbolic Simulation/Symbolic Traversal

Formal Verification of Designs with Complex Control by Symbolic Simulation ........................................ 234
  Gerd Ritter, Hans Eveking, Holger Hinrichsen

Hints to Accelerate Symbolic Traversal ................................. 250
  Kavita Ravi, Fabio Somenzi

Specification Languages and Methodologies

Modeling and Checking Networks of Communicating Real-Time Processes. 265
  Jürgen Ruf, Thomas Kropf

"Have I Written Enough Properties?" A Method of Comparison between Specification and Implementation ................ 280
  Sagi Katz, Orna Grumberg, Danny Geist

Program Slicing of Hardware Description Languages .................... 298
Posters

Results of the Verification of a Complex Pipelined Machine Model ........ 313
Jun Sawada, Warren A. Hunt, Jr

Hazard-Freedom Checking in Speed-Independent Systems ............... 317
Husnu Yenigun, Vladimir Levin, Doron Peled, Peter Beerel

Yet Another Look at LTL Model Checking .......................... 321
Klaus Schneider

Verification of Finite-State-Machine Refinements Using a Symbolic Methodology ........................................ 326
Stefan Hendricx, Luc Claesen

Refinement and Property Checking in High-Level Synthesis Using Attribute Grammars ........................................ 330
George Economakos, George Papakonstantinou

A Systematic Incrementalization Technique and Its Application to Hardware Design .................................... 334
Steven Johnson, Yanhong Liu, Yuchen Zhang

Bisimulation and Model Checking ...................................... 338
Kathi Fisler, Moshe Y. Vardi

Circular Compositional Reasoning about Liveness ....................... 342
K.L. McMillan

Symbolic Simulation of Microprocessor Models Using Type Classes in Haskell ................................................. 346
Nancy A. Day, Jeffrey R. Lewis, Byron Cook

Exploiting Retiming in a Guided Simulation Based Validation Methodology .................................................... 350
Aarti Gupta, Pranav Ashar, Sharad Malik

Fault Models for Embedded Systems .................................. 354
Jens Chr. Godskesen

Validation of Object-Oriented Concurrent Designs by Model Checking .... 360
Klaus Schneider, Michaela Huhn, George Logothetis

Author Index .................................................................. 365